

Quiz (Week 5)

- Due Oct 7 at 11:59pm
- Points 4
- Questions 4
- Available Oct 4 at 12am - Oct 7 at 11:59pm
- Time Limit None
- Allowed Attempts Unlimited

This quiz was locked Oct 7 at 11:59pm.

Attempt History

	Attempt	Time	Score
LATEST	Attempt 1	16 minutes	4 out of 4

Score for this attempt: 4 out of 4

Submitted Oct 7 at 10:18pm

This attempt took 16 minutes.



Question 1

1 / 1 pts

In the pipelined processor implementation described in this course, the register file is **read** in the Decode stage and **written** in the Writeback stage.

Answer 1:

Writeback

Memory

Execute

Fetch

Correct!

Decode

Answer 2:

Decode

Correct!

Writeback

Execute

Memory

Fetch



Question 2

1 / 1 pts

Which of the following types of register data dependences is considered to be a **true** dependence?

☐ Write-After-Write

☐ Write-After-Read

Correct!

☒ Read-After-Write



Question 3

1 / 1 pts

MEM-to-EX forwarding **only applies** when the instruction that is forwarding data is a load word instruction.

☐ True

Correct!

☒ False

MEM-to-EX forwarding applies to any instructions that write back to a register: this includes **lw** and **all R-format**.



Question 4

1 / 1 pts

A pipelined processor has a total delay of 822 ns through all 5 stages. The fastest stage is 50ns and the slowest stage is 357ns. Approximately what speed would this processor run at?

☐ 20 MHz

Correct!

☒ 2.8 MHz

☐ 1.2 MHz

Quiz Score: 4 out of 4